Jump to content
Electronics-Lab.com Community

3T DRAM


cfyee

Recommended Posts

Q:Design a 3-transistor CMOS DRAM cell. Show that the read and write operation is functionally correct, capable of operating of at least 100 MHz, and consuming very minimal power.
(input rise time (10%-90%) and fall time (90%-10%) should be at most 1 ns.)
(0.35micron technology)

the information should be available in the cell within 2 ns, i.e propagation delay = 2 ns, and it should be available for another 10 ns (the hold time = 10ns)

=> for write 1 and read 1 operation, what's the steps to determine the capacitance value and (W/L) ratio of the NMOS?

=> please provide the necessary equations

(the 3T DRAM circuit diagram is attached with this message)

thanks

post-10260-14279142684143_thumb.jpg

Link to comment
Share on other sites


Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Loading...
×
  • Create New...