For FSK demodulation I suspect you would want the loop to distinguish between two different frequencies that are in the lock range of your PLL. One of the two frequencies represents a logical 0 and the other frequency represents a logical 1. The output of the loop just re-produces the input...