Greetings,
I have a design question at hand:
I have a group of DIO lines, attached to an FPGA, running +3.3V signal levels. Obviously I would like to drive the signals with buffers, which is simple enough. The problem is the outside world of this device has the probability of pulling the DIO...