Hi,
I'm trying to develop a GDDR5 controller and am slightly confused regarding the JDEC spec document - the different memory configuration possibilities all seem to be short three address bits to attain the capacity specified...?
For example 512M memory, 32x mode, with 16 banks:
Row address...