vhdl or verilog code for cache

[venkatachalam]

hello, i am venkatachalam, i am doing project in ofdma communication,for energy efficient. just now start the project. i need verilog or vhdl code for cache memory that memory having 2 address banks that is odd & even address bank.pls help me.