Actually, the circuit on the right will have a *shorter* timing period than the circuit on the left, by approx 0.1% (1 K / 1 M, assuming that Vcesat is the same in both circuits). But as a benefit, the added 1 K resistor will protect the Discharge transistor from a current spike that could be...