You have to start somewhere, so assume that V3=10 V is applying an active-high CLR to all three D-flops. Until V3=0 V the CLK input, V1 will do nothing. So, initially, A1:Q=1 and A2:Q=1 and A3:/Q=0. With this information, determine these three outputs for a succession of clock pulses, assuming...