design comiler optimization method

[[email protected]]

Hi,

Does synopsys design compiler perform a TILOS based circuit
optimization.


TILOS is a iterative circuit sizing tool, published in 1985 by fishburn

and dunlop.


any information and details about this are requested.


thanks,


Mahalingam