general_era

hi i am working on pseudo-random test generation algorithm for vhdl based circuits & i need som control flow graphs of vhdl programs (or possibly some way to generate some)