ok , simple D flip flop means one clock input data input Q and Q0 then we can set and reset the flip flop now this is complete Ic for d flip flop now we can say " D flip flop with set rest
in verilog we can write code for D flip flop with set reset
my question is that why we write code for D...