I'm build a shift register with D-latches and have a question. In theory, if the propagation delay time of each latch is less than that of the clock's mark time, then will it not end up accidentally turn on multiple latches and cause a major glitch?
Similar threads
