Jump to content
Electronics-Lab.com Community

new design of operational amplifier


saebf
 Share

Recommended Posts

this attach file is a new design  of....please download it and help me .

please help me in simulation it and highlight the most important features of the design


Design and simulate a two stage CMOS operational amplifier shown in the Fig., for these
conditions:

  DC Voltage Gain > 60dB
  Unity Gain Bandwidth > 70MHz
  Phase Margin > 50 degrees
  Power Dissipation: as low as possible
  Technology: 2µm
  Power Supply: 3.3V
  Load Capacitance: 2pF
  Output Voltage Swing > 2Vp-p
 Make a unity feedback buffer and check the settling time of the circuit when you inject
a step voltage to the input with rise and fall time of 1µs.


 

post-82981-14279144452114_thumb.jpg

Link to comment
Share on other sites

Join the conversation

You can post now and register later. If you have an account, sign in now to post with your account.

Guest
Reply to this topic...

×   Pasted as rich text.   Paste as plain text instead

  Only 75 emoji are allowed.

×   Your link has been automatically embedded.   Display as a link instead

×   Your previous content has been restored.   Clear editor

×   You cannot paste images directly. Upload or insert images from URL.

Loading...
 Share

×
  • Create New...