DE1-SoC Development Board from Terasic
by Joel Bodenmann:
The DE1-SoC board is populated with a six digit 7-segment display. All digits are connected to the FPGA. Therefore, in order to control the 7-segment display out of the Linux userspace code, one has to create a new component in QSys that is connected to the AMBA-AXI bus.
But first of all, please note that this is a blog post, not a comprehensive tutorial. The text below does not replace the official Altera documentation. Furthermore, the post does just show some code snippets. However, the fully working project can be found as a download at the very bottom.
DE1-SoC Development Board from Terasic – [Link]
Join 97,426 other subscribers