RV32E Floating-Point library offers 72% code size reduction

RV32E Floating-Point library offers 72% code size reduction

948
Views
0 Comments

SEGGER announces a new version of the RISC-V Floating-Point Library with full support for RV32E – the embedded variant of the RISC-V core. The new library leads to a massive reduction in code size for RISC-V applications using floating point.

With all arithmetic functions hand-coded in assembly language, the memory footprint of RISC-V applications using floating-point code is minimized. The Floating-Point library complies with the RISC-V ABI standard and can therefore be easily used as a plug-and-play replacement for any other floating point library.

Replacing the GNU floating-point library used by most toolchains with the SEGGER assembly optimized equivalent results in an over 72% code size reduction of the benchmark application. The library supports RV32I, as well as the newly introduced RV32E embedded variant of the RISC-V core with the assembly-level code.

“This new release is much smaller than anything available to us for comparison and, at the same time, is incredibly fast,” says Rolf Segger, Founder of SEGGER. “In the world of Embedded Systems, every byte counts. The SEGGER Floating-Point library delivers high performance and uses the architectural advantages of RISC-V to close the code-density gap to comparable Arm Cortex devices. We are convinced that our software is market-leading and – unlike some of our competitors – we facilitate and encourage comparing and benchmarking it.”

The library can be licensed by end customers and toolchain suppliers. Just like the SEGGER Runtime Library, it is integrated into SEGGER Embedded Studio for RISC-V. Using Embedded Studio, benchmarking for both floating-point and runtime libraries can be done quickly and easily. It is readily available at no cost for non-commercial usage under SEGGER’s Friendly License.

For a detailed look at SEGGER’s Floating-Point Library for RISC-V please visit: https://blog.segger.com/profiling-and-code-coverage-on-risc-v-using-simulation/

For more information on SEGGER’s support for RISC-V please visit: https://www.segger.com/risc-v/

Mike is the founder and editor of Electronics-Lab.com, an electronics engineering community/news and project sharing platform. He studied Electronics and Physics and enjoys everything that has moving electrons and fun. His interests lying on solar cells, microcontrollers and switchmode power supplies. Feel free to reach him for feedback, random tips or just to say hello :-)

view all posts by admin

Leave a Reply

Archives